We are glad to cooperate with ESTEC and to share with our gusts vSync Circuits products.
During the Workshop, vSync CTO will give a lecture on:
Multiple-clock Domain FPGA Designs: Challenges and Solutions
https://indico.esa.int/indico/event/232/session/2/contribution/43/material/slides/0.pdf